... | @@ -13,20 +13,18 @@ dio\_small.jpg |
... | @@ -13,20 +13,18 @@ dio\_small.jpg |
|
|
|
|
|
- 5 input/output ports (Lemo 00 connectors)
|
|
- 5 input/output ports (Lemo 00 connectors)
|
|
- Output levels: LVTTL, capable of driving +3.3 V over a 50-Ohm load.
|
|
- Output levels: LVTTL, capable of driving +3.3 V over a 50-Ohm load.
|
|
At power-up the outputs should be in Hi-Z state
|
|
At power-up the outputs are in Hi-Z state (V1-2 and higher)
|
|
- Input levels: any logic standard from Vih = 1 V to Vih = 5 V
|
|
- Input levels: any logic standard from Vih = 1 V to Vih = 5 V
|
|
(programmable threshold)
|
|
(programmable threshold)
|
|
- Output Rise/fall times: max. 2 ns
|
|
- Output Rise/fall times: max. 2 ns
|
|
- Input bandwidth: min. 200 MHz
|
|
- Input bandwidth: min. 200 MHz
|
|
- Programmable 50-Ohm input termination in each channel
|
|
- Programmable 50-Ohm input termination in each channel
|
|
- LVDS I/O on the carrier side
|
|
- LVDS I/O on the carrier side
|
|
- One of the inputs shall be capable of driving a global clock net in
|
|
- One of the inputs is capable of driving a global clock net in the
|
|
the carrier's FPGA
|
|
carrier's FPGA
|
|
- Inputs need to be protected against +15V pulses with a pulse width
|
|
- Inputs protected against +15V pulses with a pulse width of up to
|
|
of at least 10us @ 50Hz (with protection diodes if possible)
|
|
10us @
|
|
- Withstands a continuous short-circuit on all the outputs at the same
|
|
50Hz
|
|
time (see
|
|
|
|
[Issue 491](https://www.ohwr.org/project/fmc-dio-5chttla/issues/9))
|
|
|
|
|
|
|
|
## Block diagram
|
|
## Block diagram
|
|
![](/uploads/2d0b0f455ea9fd3936c518b4d07a6173/block_diagram.jpg)
|
|
![](/uploads/2d0b0f455ea9fd3936c518b4d07a6173/block_diagram.jpg)
|
... | @@ -53,9 +51,11 @@ dio\_small.jpg |
... | @@ -53,9 +51,11 @@ dio\_small.jpg |
|
[Creotech](http://creotech.pl/), Poland
|
|
[Creotech](http://creotech.pl/), Poland
|
|
- [INCAA Computers](http://incaacomputers.nl), Netherlands.
|
|
- [INCAA Computers](http://incaacomputers.nl), Netherlands.
|
|
|
|
|
|
### General question about project
|
|
### Project
|
|
|
|
|
|
- [Erik van der Bij](mailto:Erik.van.der.Bij@cern.ch) - CERN
|
|
- [Erik van der Bij](mailto:Erik.van.der.Bij@cern.ch) - CERN - General
|
|
|
|
question about project
|
|
|
|
- Tom Wlostowski - CERN - Designer
|
|
|
|
|
|
-----
|
|
-----
|
|
|
|
|
... | @@ -103,12 +103,17 @@ dio\_small.jpg |
... | @@ -103,12 +103,17 @@ dio\_small.jpg |
|
<td>13-04-2012</td>
|
|
<td>13-04-2012</td>
|
|
<td>First version of Production test program written and documented in [PTS project](https://www.ohwr.org/project/pts/tree/master/test/fmcdio5chttla).</td>
|
|
<td>First version of Production test program written and documented in [PTS project](https://www.ohwr.org/project/pts/tree/master/test/fmcdio5chttla).</td>
|
|
</tr>
|
|
</tr>
|
|
|
|
<tr class="odd">
|
|
|
|
<td>15-08-2012</td>
|
|
|
|
<td>V2-0 design being made to solve known Issues. V1-2 solves <a href="https://www.ohwr.org/project/fmc-dio-5chttla/issues/10">issue 487</a>.<br />
|
|
|
|
Removed "withstands output shorted" spec: it works but is out of spec of driver IC.</td>
|
|
|
|
</tr>
|
|
</tbody>
|
|
</tbody>
|
|
</table>
|
|
</table>
|
|
|
|
|
|
-----
|
|
-----
|
|
|
|
|
|
Tom Wlostowski, Erik van der Bij - 25 June 2012
|
|
Tom Wlostowski, Erik van der Bij - 15 August 2012
|
|
|
|
|
|
|
|
|
|
|
|
|
... | | ... | |