Skip to content
GitLab
Explore
Sign in
Projects
FMC DEL 1ns 4cha
Repository
fmc-delay-1ns-8cha
hdl
rtl
fine_delay_core.vhd
Find file
Blame
History
Permalink
hdl: keep IODELAY adjustments in clk_ref clock domain, increase taps register length to 8 bits
· 3b69f101
Tomasz Wlostowski
authored
Dec 02, 2020
3b69f101