... | ... | @@ -44,5 +44,6 @@ |
|
|
- Baseline solution: TDC at the inputs followed by coarse count in the
|
|
|
FPGA and fine delay chips at the outputs. To be considered for
|
|
|
improving jitter: monolithic FFs in the FMC, before the fine delay
|
|
|
chips.
|
|
|
chips. Continuous calibration of fine delay chips might be needed to
|
|
|
compensate for Process-Voltage-Temperature (PVT) effects.
|
|
|
|