... | ... | @@ -64,58 +64,20 @@ project](https://www.ohwr.org/project/wr-drf/wiki). |
|
|
|
|
|
## Status
|
|
|
|
|
|
<table>
|
|
|
<tbody>
|
|
|
<tr class="odd">
|
|
|
<td><strong>Date</strong></td>
|
|
|
<td><b> Event </b></td>
|
|
|
</tr>
|
|
|
<tr class="even">
|
|
|
<td>17-08-2011</td>
|
|
|
<td>Start working on project</td>
|
|
|
</tr>
|
|
|
<tr class="odd">
|
|
|
<td>29-08-2011</td>
|
|
|
<td>Functional Specifications done</td>
|
|
|
</tr>
|
|
|
<tr class="even">
|
|
|
<td>05-10-2011</td>
|
|
|
<td>Technical Specifications done</td>
|
|
|
</tr>
|
|
|
<tr class="odd">
|
|
|
<td>29-02-2012</td>
|
|
|
<td>Schematics done; Technical/Functional Specifications re-done</td>
|
|
|
</tr>
|
|
|
<tr class="even">
|
|
|
<td>27-06-2012</td>
|
|
|
<td>PCB layout ready for review</td>
|
|
|
</tr>
|
|
|
<tr class="odd">
|
|
|
<td>13-08-2012</td>
|
|
|
<td>Schematic update - LVDS buffers added</td>
|
|
|
</tr>
|
|
|
<tr class="even">
|
|
|
<td>06-09-2012</td>
|
|
|
<td>PCB layout update - reduced manufacturing cost</td>
|
|
|
</tr>
|
|
|
<tr class="odd">
|
|
|
<td>12-09-2012</td>
|
|
|
<td>Start of PCB production</td>
|
|
|
</tr>
|
|
|
<tr class="even">
|
|
|
<td>21-10-2012</td>
|
|
|
<td>PCBs received, start of assembly. Expected to be done within 3 days</td>
|
|
|
</tr>
|
|
|
<tr class="odd">
|
|
|
<td>06-10-2012</td>
|
|
|
<td>Assembled boards received with delay caused by wrong package of the ICs. Board was powered and no smoke observed so far.</td>
|
|
|
</tr>
|
|
|
<tr class="even">
|
|
|
<td>20-02-2013</td>
|
|
|
<td>First, correct and aligned samples from ADC received. DAC also works correctly. Octave tools with access to the ADC data were build. Signal quality measurement is in progress.</td>
|
|
|
</tr>
|
|
|
</tbody>
|
|
|
</table>
|
|
|
|**Date**|**Event**|
|
|
|
|----|----|
|
|
|
|17-08-2011|Start working on project|
|
|
|
|29-08-2011|Functional Specifications done|
|
|
|
|05-10-2011|Technical Specifications done|
|
|
|
|29-02-2012|Schematics done; Technical/Functional Specifications re-done|
|
|
|
|27-06-2012|PCB layout ready for review|
|
|
|
|13-08-2012|Schematic update - LVDS buffers added|
|
|
|
|06-09-2012|PCB layout update - reduced manufacturing cost|
|
|
|
|12-09-2012|Start of PCB production|
|
|
|
|21-10-2012|PCBs received, start of assembly. Expected to be done within 3 days|
|
|
|
|06-10-2012|Assembled boards received with delay caused by wrong package of the ICs. Board was powered and no smoke observed so far.|
|
|
|
|20-02-2013|First, correct and aligned samples from ADC received. DAC also works correctly. Octave tools with access to the ADC data were build. Signal quality measurement is in progress.|
|
|
|
|
|
|
|
|
|
-----
|
|
|
|
... | ... | @@ -126,4 +88,4 @@ Filip Świtakowski - 15 Sep 2014 |
|
|
### Files
|
|
|
* [tony.png](/uploads/9098881b40601b4c3941a17acdf47214/tony.png)
|
|
|
* [top.png](/uploads/a0ea3a90718b847e89ffc7bae80a66bb/top.png)
|
|
|
* [20121108029r.jpg](/uploads/30c5bb9e530628eee9df6ce12463618f/20121108029r.jpg) |
|
|
\ No newline at end of file |
|
|
* [20121108029r.jpg](/uploads/30c5bb9e530628eee9df6ce12463618f/20121108029r.jpg) |