For now, the clock is fixed at 100MHz, due to fpga pll constraints.
Attach a file by drag & drop or click to upload