-
Matthieu Cattin authored
Was using the wrong fifo empty signal to generate the valid signal.
2357ceda
Was using the wrong fifo empty signal to generate the valid signal.
Name |
Last commit
|
Last update |
---|---|---|
.. | ||
Manifest.py | Loading commit data... | |
fmc_adc_100Ms_core.vhd | Loading commit data... | |
fmc_adc_100Ms_core_pkg.vhd | Loading commit data... | |
fmc_adc_100Ms_csr.vhd | Loading commit data... | |
offset_gain.vhd | Loading commit data... | |
offset_gain_s.vhd | Loading commit data... | |
offset_gain_s_tb.vhd | Loading commit data... | |
offset_gain_tb.vhd | Loading commit data... |