Skip to content

  • Projects
  • Groups
  • Snippets
  • Help
    • Loading...
  • Sign in
F
FMC ADC 100M 14b 4cha - Gateware
  • Project
    • Project
    • Details
    • Activity
    • Cycle Analytics
  • Repository
    • Repository
    • Files
    • Commits
    • Branches
    • Tags
    • Contributors
    • Graph
    • Compare
    • Charts
  • Issues 8
    • Issues 8
    • List
    • Board
    • Labels
    • Milestones
  • Merge Requests 0
    • Merge Requests 0
  • Wiki
    • Wiki
  • image/svg+xml
    Discourse
    • Discourse
  • Members
    • Members
  • Collapse sidebar
  • Activity
  • Graph
  • Charts
  • Create a new issue
  • Commits
  • Issue Boards
  • Projects
  • FMC ADC 100M 14b 4cha - Gateware
  • Issues
  • #38

Closed
Open
Opened Aug 05, 2019 by Dimitris Lampridis@dlampridis
  • Report abuse
  • New issue
Report abuse New issue

Simulation: add ADC functional model

Ideally, we should provide an ADC functional model capable of providing realistic inputs to our module, and ADC core test and verification class, which we should use then in both the SPEC and SVEC testbenches.

Furthermore, these testbenches should be used to test all features of the ADC core and provide clear pass/fail return values.

Assignee
Assign to
None
Milestone
None
Assign milestone
Time tracking
None
Due date
No due date
1
Labels
feature
Assign labels
  • View project labels
Reference: project/fmc-adc-100m14b4cha-gw#38