Ideally, we should provide an ADC functional model capable of providing realistic inputs to our module, and ADC core test and verification class, which we should use then in both the SPEC and SVEC testbenches.

Furthermore, these testbenches should be used to test all features of the ADC core and provide clear pass/fail return values.