Skip to content

F
FMC ADC 100M 14b 4cha - Gateware
Open
Opened by Dimitris Lampridis@dlampridis
Report abuse New issue

Discipline the ADC sampling clock with WR

Discipline the 100MHz sampling clock with WR, in order to have multiple ADCs with synchonized sampling.