Skip to content
GitLab
Explore
Sign in
Projects
FMC ADC 100M 14b 4cha - Gateware
Repository
fmc-adc-100m14b4cha-gw
hdl
adc
rtl
fmc_adc_100Ms_core.vhd
Find file
Blame
History
Permalink
hdl: Fix bug in wb_ddr_fifo valid signal generation.
· 2357ceda
Matthieu Cattin
authored
Mar 11, 2013
Was using the wrong fifo empty signal to generate the valid signal.
2357ceda