No lvds signalling for clk_m2c pins
The design uses pin 'CLK1_M2C_P' on the FMC connecter to take the VCXO output on the mezzanine to the carrier board. According to Rule 5.24, CLK[0..3] shall use the lvds signalling standard. This design therefore doesnt comply as the schematic shows a single ended output.