Skip to content

F
FMC DEL 1ns 4cha - Software
Commit 4312ed60 authored by Federico Vaga's avatar Federico Vaga
Browse files
Options

doc: generate png image from eps 

Signed-off-by: Federico Vaga's avatarFederico Vaga <federico.vaga@cern.ch>
parent 95332c0c
Hide whitespace changes
Inline Side-by-side
Showing with 19 additions and 4 deletions
doc/software/Makefile
View file @ 4312ed60
......@@ -17,4 +17,5 @@ help:
# Catch-all target: route all unknown targets to Sphinx using the new
# "make mode" option. $(O) is meant as a shortcut for $(SPHINXOPTS).
%: Makefile
$(MAKE) -C drawings
@$(SPHINXBUILD) -M $@ "$(SOURCEDIR)" "$(BUILDDIR)" $(SPHINXOPTS) $(O)
doc/software/drawings/.gitignore 0 → 100644
View file @ 4312ed60
*.png
\ No newline at end of file
doc/software/drawings/Makefile 0 → 100644
View file @ 4312ed60
EPSIMAGES := $(shell ls *eps)
all: images
clean:
@rm $(EPSIMAGES:.eps=.png)
images: $(EPSIMAGES:.eps=.png)
%.png: %.eps
@convert $< $@
.PHONY: all clean images
doc/software/introduction.rst
View file @ 4312ed60
......@@ -84,7 +84,7 @@ Modes of Operation
* **Time to Digital Converter**: tags all trigger pulses and delivers the
timestamps to the user's application.
.. image:: drawings/func.eps
.. image:: drawings/func.png
:alt: *fine-delay* operating modes.
Modes (pulse delay/generator) can be selected independently for each output.
......@@ -96,7 +96,7 @@ does not interfere with the operation of the channels being time tagged.
Mechanical/Environmental
========================
.. image:: drawings/front_panels.eps
.. image:: drawings/front_panels.png
:alt: *fine-delay* front panel connector layout.
**Mechanical and environmental specs:**
......@@ -145,7 +145,7 @@ Electrical
Timing
======
.. image:: drawings/io_timing.eps
.. image:: drawings/io_timing.png
:alt: *fine-delay* timing parameter definitions.
**Time base:**
......@@ -199,7 +199,7 @@ Principles of Operation
if you are an electronics engineer, you can skip this section, as
you will most likely find it rather boring.
.. image:: drawings/analog_digital_delays.eps
.. image:: drawings/analog_digital_delays.png
:alt: Principle of operation of analog and digital delay generators.
Contrary to typical analog delay cards, which work by comparing an analog ramp
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment