Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
F
FPGA and ARM SoC FMC Carrier FASEC
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
FPGA and ARM SoC FMC Carrier FASEC
Commits
9165388d
Commit
9165388d
authored
Mar 14, 2017
by
Pieter Van Trappen
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
project-tcl commit before adding White Rabbit IP
parent
c6c7adfe
Expand all
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
222 additions
and
42 deletions
+222
-42
FASEC_prototype.xpr
FASEC_prototype.xpr
+6
-42
fasec_prototype_fmcs_sfp-gig-eth_xadc_dma.tcl
syn/fasec_prototype_fmcs_sfp-gig-eth_xadc_dma.tcl
+216
-0
No files found.
FASEC_prototype.xpr
View file @
9165388d
This diff is collapsed.
Click to expand it.
syn/fasec_prototype_fmcs_sfp-gig-eth_xadc_dma.tcl
0 → 100644
View file @
9165388d
#
# Vivado (TM
)
v2016.2
(
64-bit
)
#
# fasec_prototype_fmcs_sfp-gig-eth_xadc_dma.tcl: Tcl script for re-creating project 'FASEC_prototype'
#
# Generated by Vivado on Tue Mar 14 12:09:14 CET 2017
# IP Build 1577682 on Fri Jun 3 12:00:54 MDT 2016
#
# This file contains the Vivado Tcl commands for re-creating the project to the state*
# when this script was generated. In order to re-create the project, please source this
# file in the Vivado Tcl Shell.
#
# * Note that the runs in the created project will be configured the same way as the
# original project, however they will not be launched automatically. To regenerate the
# run results please launch the synthesis/implementation runs as needed.
#
#*****************************************************************************************
# NOTE: In order to use this script for source control purposes, please make sure that the
# following files are added to the source control system:-
#
# 1. This project restoration tcl script (fasec_prototype_fmcs_sfp-gig-eth_xadc_dma.tcl
)
that was generated.
#
# 2. The following source(s
)
files that were local or imported into the original project.
# (Please see the '$orig_proj_dir' and '$origin_dir' variable setting below at the start of the script
)
#
# <none>
#
# 3. The following remote source files that were added to the original project:-
#
# "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/system_design.bd"
# "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/sources_1/bd/system_design/hdl/system_design_wrapper.vhd"
# "/home/pieter/Development/projects/FIDS/FASEC_prototype/FASEC_prototype.srcs/constrs_1/new/fasec_constraints_synth.xdc"
#
#*****************************************************************************************
# Set the reference directory for source file relative paths (by default the value is script directory path
)
set
origin_dir
"."
# Use origin directory path location variable, if specified in the tcl shell
if
{
[
info
exists ::origin_dir_loc
]
}
{
set origin_dir
$::origin
_dir_loc
}
variable
script_file
set
script_file
"fasec_prototype_fmcs_sfp-gig-eth_xadc_dma.tcl"
# Help information for this script
proc
help
{}
{
variable script_file
puts
"
\n
Description:"
puts
"Recreate a Vivado project from this script. The created project will be"
puts
"functionally equivalent to the original project for which this script was"
puts
"generated. The script contains commands for creating a project, filesets,"
puts
"runs, adding/importing sources and setting properties on various objects.
\n
"
puts
"Syntax:"
puts
"
$script
_file"
puts
"
$script
_file -tclargs
\[
--origin_dir <path>
\]
"
puts
"
$script
_file -tclargs
\[
--help
\]\n
"
puts
"Usage:"
puts
"Name Description"
puts
"-------------------------------------------------------------------------"
puts
"
\[
--origin_dir <path>
\]
Determine source file paths wrt this path. Default"
puts
" origin_dir path value is
\"
.
\"
, otherwise, the value"
puts
" that was set with the
\"
-paths_relative_to
\"
switch"
puts
" when this script was generated.
\n
"
puts
"
\[
--help
\]
Print help information for this script"
puts
"-------------------------------------------------------------------------
\n
"
exit 0
}
if
{
$::argc
> 0
}
{
for
{
set
i 0
}
{
$i
<
[
llength
$::argc
]}
{
incr
i
}
{
set option
[
string
trim
[
lindex
$::argv
$i
]]
switch -regexp --
$option
{
"--origin_dir"
{
incr i
;
set origin_dir
[
lindex
$::argv
$i
]
}
"--help"
{
help
}
default
{
if
{
[
regexp
{
^-
}
$option
]
}
{
puts
"ERROR: Unknown option '
$option
' specified, please type '
$script
_file -tclargs --help' for usage info.
\n
"
return 1
}
}
}
}
}
# Set the directory path for the original project from where this script was exported
set
orig_proj_dir
"
[
file
normalize
"
$origin
_dir/../"
]
"
# Create project
create_project FASEC_prototype ./FASEC_prototype -part xc7z030ffg676-2
# Set the directory path for the new project
set
proj_dir
[
get_property directory
[
current_project
]]
# Reconstruct message rules
# None
# Set project properties
set
obj
[
get_projects FASEC_prototype
]
set_property
"default_lib"
"xil_defaultlib"
$obj
set_property
"generate_ip_upgrade_log"
"0"
$obj
set_property
"part"
"xc7z030ffg676-2"
$obj
set_property
"sim.ip.auto_export_scripts"
"1"
$obj
set_property
"simulator_language"
"Mixed"
$obj
set_property
"target_language"
"VHDL"
$obj
set_property
"xpm_libraries"
"XPM_CDC XPM_MEMORY"
$obj
# Create 'sources_1' fileset (if not found
)
if
{[
string
equal
[
get_filesets -quiet sources_1
]
""
]}
{
create_fileset -srcset sources_1
}
# Set IP repository paths
set
obj
[
get_filesets sources_1
]
set_property
"ip_repo_paths"
"
[
file
normalize
"
$origin
_dir/../../cores/axi_wb_i2c_master/axi_wb_i2c_master_1.0"
]
[
file
normalize
"
$origin
_dir/../../cores/xilinx_ip_adapter_v1_00"
]
[
file
normalize
"
$origin
_dir/../../cores/FASEC_hwtest"
]
[
file
normalize
"
$origin
_dir/../../cores/libraries"
]
"
$obj
# Rebuild user ip_repo's index before adding any source files
update_ip_catalog -rebuild
# Set 'sources_1' fileset object
set
obj
[
get_filesets sources_1
]
set
files
[
list
\
"
[
file
normalize
"
$origin
_dir/../FASEC_prototype.srcs/sources_1/bd/system_design/system_design.bd"
]
"
\
"
[
file
normalize
"
$origin
_dir/../FASEC_prototype.srcs/sources_1/bd/system_design/hdl/system_design_wrapper.vhd"
]
"
\
]
add_files -norecurse -fileset
$obj
$files
# Set 'sources_1' fileset file properties for remote files
set
file
"
$origin
_dir/../FASEC_prototype.srcs/sources_1/bd/system_design/system_design.bd"
set
file
[
file
normalize
$file
]
set
file_obj
[
get_files -of_objects
[
get_filesets sources_1
]
[
list
"*
$file
"
]]
if
{
!
[
get_property
"is_locked"
$file
_obj
]
}
{
set_property
"generate_synth_checkpoint"
"0"
$file
_obj
}
set
file
"
$origin
_dir/../FASEC_prototype.srcs/sources_1/bd/system_design/hdl/system_design_wrapper.vhd"
set
file
[
file
normalize
$file
]
set
file_obj
[
get_files -of_objects
[
get_filesets sources_1
]
[
list
"*
$file
"
]]
set_property
"file_type"
"VHDL"
$file
_obj
# Set 'sources_1' fileset file properties for local files
# None
# Set 'sources_1' fileset properties
set
obj
[
get_filesets sources_1
]
set_property
"top"
"system_design_wrapper"
$obj
# Create 'constrs_1' fileset (if not found
)
if
{[
string
equal
[
get_filesets -quiet constrs_1
]
""
]}
{
create_fileset -constrset constrs_1
}
# Set 'constrs_1' fileset object
set
obj
[
get_filesets constrs_1
]
# Add/Import constrs file and set constrs file properties
set
file
"
[
file
normalize
"
$origin
_dir/../FASEC_prototype.srcs/constrs_1/new/fasec_constraints_synth.xdc"
]
"
set
file_added
[
add_files -norecurse -fileset
$obj
$file
]
set
file
"
$origin
_dir/../FASEC_prototype.srcs/constrs_1/new/fasec_constraints_synth.xdc"
set
file
[
file
normalize
$file
]
set
file_obj
[
get_files -of_objects
[
get_filesets constrs_1
]
[
list
"*
$file
"
]]
set_property
"file_type"
"XDC"
$file
_obj
# Set 'constrs_1' fileset properties
set
obj
[
get_filesets constrs_1
]
set_property
"target_constrs_file"
"
$orig
_proj_dir/FASEC_prototype.srcs/constrs_1/new/fasec_constraints_synth.xdc"
$obj
# Create 'sim_1' fileset (if not found
)
if
{[
string
equal
[
get_filesets -quiet sim_1
]
""
]}
{
create_fileset -simset sim_1
}
# Set 'sim_1' fileset object
set
obj
[
get_filesets sim_1
]
# Empty (no sources present
)
# Set 'sim_1' fileset properties
set
obj
[
get_filesets sim_1
]
set_property
"top"
"system_design_wrapper"
$obj
set_property
"transport_int_delay"
"0"
$obj
set_property
"transport_path_delay"
"0"
$obj
set_property
"xelab.nosort"
"1"
$obj
set_property
"xelab.unifast"
""
$obj
# Create 'synth_1' run (if not found
)
if
{[
string
equal
[
get_runs -quiet synth_1
]
""
]}
{
create_run -name synth_1 -part xc7z030ffg676-2 -flow
{
Vivado Synthesis 2016
}
-strategy
"Vivado Synthesis Defaults"
-constrset constrs_1
}
else
{
set_property strategy
"Vivado Synthesis Defaults"
[
get_runs synth_1
]
set_property flow
"Vivado Synthesis 2016"
[
get_runs synth_1
]
}
set
obj
[
get_runs synth_1
]
set_property
"part"
"xc7z030ffg676-2"
$obj
# set the current synth run
current_run -synthesis
[
get_runs synth_1
]
# Create 'impl_1' run (if not found
)
if
{[
string
equal
[
get_runs -quiet impl_1
]
""
]}
{
create_run -name impl_1 -part xc7z030ffg676-2 -flow
{
Vivado Implementation 2016
}
-strategy
"Vivado Implementation Defaults"
-constrset constrs_1 -parent_run synth_1
}
else
{
set_property strategy
"Vivado Implementation Defaults"
[
get_runs impl_1
]
set_property flow
"Vivado Implementation 2016"
[
get_runs impl_1
]
}
set
obj
[
get_runs impl_1
]
set_property
"part"
"xc7z030ffg676-2"
$obj
set_property
"steps.write_bitstream.tcl.post"
"
$proj
_dir/FASEC_prototype.srcs/tcl/copy_bitstream.tcl"
$obj
set_property
"steps.write_bitstream.args.readback_file"
"0"
$obj
set_property
"steps.write_bitstream.args.verbose"
"0"
$obj
# set the current impl run
current_run -implementation
[
get_runs impl_1
]
puts
"INFO: Project created:FASEC_prototype"
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment