Some tweaks to synthesis scripts

9d6b80c3 · garcialasheras · a51e8d1f · 9d6b80c3 · 9d6b80c3 · 9d6b80c3
Commit 9d6b80c3 authored May 11, 2014 by garcialasheras
Hide whitespace changes
Inline Side-by-side

Showing with 19 additions and 8 deletions

create_project.sh hdl/syn/zed_1/create_project.sh +5 -0

create_project.tcl hdl/syn/zed_1/create_project.tcl +11 -5

demo.tcl hdl/syn/zed_1/demo.tcl +3 -3

No files found.
--- a/hdl/syn/zed_1/create_project.sh
+++ b/hdl/syn/zed_1/create_project.sh
+#!/bin/bash
+
+planAhead -mode tcl -source create_project.tcl
+
+
--- a/hdl/syn/zed_1/create_project.tcl
+++ b/hdl/syn/zed_1/create_project.tcl
-create_project project_demo /home/javi/project_demo -part xc7z020clg484-1
+create_project project_zed ./project_zed -part xc7z020clg484-1
 set_property board zedBoard [current_project]
 set_property target_language VHDL [current_project]
 set_property ng.output_hdl_format VHDL [get_filesets sim_1]
-add_files -norecurse /home/javi/Escritorio/Xilinx/ZedBoard_Linux_Design/hw/xps_proj/system.xmp
-add_files -norecurse /home/javi/Escritorio/Xilinx/top/system_stub.vhd
+add_files -norecurse ../../modules/system/system.xmp
+add_files -norecurse ../../top/zed_1/zed_top.vhd
+add_files -norecurse ../../top/zed_1/zed_top.ucf
+add_files -norecurse ../../ip_cores/asyncart/hdl/asyncart_reg.vhd
+add_files -norecurse ../../ip_cores/asyncart/hdl/asyncart_sink.vhd
+add_files -norecurse ../../ip_cores/asyncart/hdl/asyncart_source.vhd
+add_files -norecurse ../../ip_cores/asyncart/hdl/asyncart_demo.vhd
 update_compile_order -fileset sources_1
 update_compile_order -fileset sim_1
-add_files -norecurse /home/javi/Escritorio/Xilinx/synthesis_zedboard_async/asyncart_reg.vhd
+set_property top zed_top [get_property srcset [current_run]]
 update_compile_order -fileset sources_1
-set_property top system_stub
+update_compile_order -fileset sim_1
+exit

--- a/hdl/syn/zed_1/demo.tcl
+++ b/hdl/syn/zed_1/demo.tcl
-open_project /home/javi/project_make/project_make.ppr
+open_project ./project_zed/project_zed.ppr
 reset_run synth_1 
 reset_run impl_1 
-launch_runs synth_1 -jobs 4
+launch_runs synth_1
 wait_on_run synth_1 
-launch_runs impl_1 -jobs 4
+launch_runs impl_1
 wait_on_run impl_1
 launch_runs impl_1 -to_step Bitgen
 exit