Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
E
Euro ADC 65M 14b 40cha gw PUMA-gw
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Euro ADC 65M 14b 40cha gw PUMA-gw
Commits
ed70a4fe
Commit
ed70a4fe
authored
Apr 10, 2018
by
Dave Newbold
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Syntax fix
parent
c53bdf53
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
2 additions
and
1 deletion
+2
-1
sc_zs_sel_rolling.vhd
components/solid/firmware/hdl/sc_zs_sel_rolling.vhd
+2
-1
No files found.
components/solid/firmware/hdl/sc_zs_sel_rolling.vhd
View file @
ed70a4fe
...
...
@@ -11,6 +11,7 @@
library
IEEE
;
use
IEEE
.
STD_LOGIC_1164
.
ALL
;
use
ieee
.
numeric_std
.
all
;
use
ieee
.
std_logic_misc
.
all
;
use
work
.
top_decl
.
all
;
...
...
@@ -72,7 +73,7 @@ begin
t
:
=
k
;
end
if
;
end
loop
;
ts
<=
t
;
ts
<=
std_logic_vector
(
t
)
;
end
process
;
-- Pipelining; send new ZS threshold choice at correct time
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment