Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
DIOT WIC Gateware
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
DIOT WIC Gateware
Commits
2829d82b
Commit
2829d82b
authored
Jan 15, 2021
by
Grzegorz Daniluk
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
hdl/top: adding README to explain different top designs
parent
63b79d07
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
11 additions
and
0 deletions
+11
-0
README
hdl/top/README
+11
-0
No files found.
hdl/top/README
0 → 100644
View file @
2829d82b
* diot_periph_dio - Gefe-based System Board (ProAsic3) as Peripheral with DIO FMC (used for RTIO demo)
* diot_urv_demo - Gefe-based System Board (ProAsic3) with 2x uRV (used for RTIO demo)
* diot_wic_demo - Gefe-based System Board (ProAsic3) for WIC demo, includes diag data readout from FCM2 in Schroff demo crate
* sb_periph_spi - Gefe-based System Board (ProAsic3) as Peripheral Board with SPI interface
------------------------------
Legacy designs
------------------------------
* sb_fakeio - Gefe-based SB pretending to be WIC Peripheral Board
* diot_sb_test - first test firmware when Gefe-based SB was still under development
* spec_test - very first test gateware for SPEC when neither SB or Gefe boards were with us
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment