Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
DIOT WIC Gateware
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
DIOT WIC Gateware
Repository
cc8ba521ec2de558216b4b6e424acc51f7f263b1
Switch branch/tag
diot-wic-gw
hdl
rtl
urv_wic
plc_urv_regs.vhd
Find file
Blame
History
Permalink
Rework plc urv memory map to improve speed.
· cc8ba521
Tristan Gingold
authored
Feb 26, 2020
TODO: add byte selects for data memory
cc8ba521
plc_urv_regs.vhd
17.7 KB
Edit
Web IDE
Replace plc_urv_regs.vhd
×
Attach a file by drag & drop or
click to upload
Commit message
Replace plc_urv_regs.vhd
Replace file
Cancel
A new branch will be created in your fork and a new merge request will be started.
