Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
DIOT Zynq Ultrascale-based System Board
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
9
Issues
9
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
Projects
DIOT Zynq Ultrascale-based System Board
Issues
Open
0
Closed
287
All
287
New issue
Recent searches
Press Enter or click to search
{{hint}}
{{tag}}
{{name}}
@{{username}}
No Assignee
{{name}}
@{{username}}
No Milestone
Upcoming
Started
{{title}}
No Label
{{title}}
{{name}}
Yes
No
Due date
Priority
Created date
Last updated
Milestone
Due date
Popularity
Label priority
FMC.LA0 and FMC.LA18 are not connected to CC pins
#314
· opened
Feb 22, 2024
by
Filip Świtakowski
v3
Done
CLOSED
2
updated
Apr 03, 2024
I2C SW RST - discrete open collector suppression
#342
· opened
Mar 18, 2024
by
Benjamin Todd
v3
Done
CLOSED
2
updated
Apr 03, 2024
Bank 502 is powered from P3V3, but the label says 1.8V
#334
· opened
Mar 12, 2024
by
Grzegorz Daniluk
v3
Done
CLOSED
0
updated
Apr 02, 2024
minor schematics bugs
5 of 5 tasks completed
#315
· opened
Feb 26, 2024
by
Filip Świtakowski
v3
Done
CLOSED
2
updated
Apr 03, 2024
rename P5VREG to P5V_REG
#325
· opened
Mar 06, 2024
by
Benjamin Todd
v3
Done
CLOSED
0
updated
Apr 05, 2024
polarity of OVERTHERM
#327
· opened
Mar 06, 2024
by
Benjamin Todd
v3
Done
CLOSED
2
updated
Apr 02, 2024
no ERC markers on some assigned pins
#335
· opened
Mar 12, 2024
by
Grzegorz Daniluk
v3
Done
CLOSED
0
updated
Apr 02, 2024
Move CPCIS_I2C to i2c_mux
#320
· opened
Mar 05, 2024
by
Grzegorz Daniluk
v3
Done
CLOSED
0
updated
Apr 02, 2024
Tie unused MGTRREF_L and MGTAVTTRCAL_L to GND
#313
· opened
Feb 21, 2024
by
Filip Świtakowski
v3
Done
CLOSED
0
updated
Apr 02, 2024
remove PS_POR_B connection from PL I/O bank
#311
· opened
Feb 20, 2024
by
Grzegorz Daniluk
v3
Done
CLOSED
0
updated
Apr 02, 2024
symbol for ARJM11D7 has incorrect text labels (but appears to be functionally correct)
#302
· opened
Feb 13, 2024
by
Benjamin Todd
Done
CLOSED
3
updated
Mar 06, 2024
PCB version pull down resistors should be 0R
#297
· opened
Feb 12, 2024
by
Benjamin Todd
v3
Done
CLOSED
8
updated
Mar 01, 2024
swapped control bits on level translators for UART TX/RX
#295
· opened
Feb 07, 2024
by
Benjamin Todd
Done
CLOSED
3
updated
Mar 05, 2024
Heatsink collide with power connector
#291
· opened
Feb 05, 2024
by
Filip Świtakowski
v3
Done
CLOSED
2
updated
Mar 05, 2024
SI5341 - reset is powered from 3.3V, should be 3.3VCLK?
#310
· opened
Feb 16, 2024
by
Benjamin Todd
Done
CLOSED
1
updated
Mar 05, 2024
SERVMOD is missing pull-up OR PRESENCE DETECT function is absent?
#307
· opened
Feb 15, 2024
by
Benjamin Todd
v3
Done
CLOSED
5
updated
Mar 05, 2024
DDR4-PL.CK_P connected to N-side
#290
· opened
Feb 02, 2024
by
Bernard Guncic
v3
Done
CLOSED
1
updated
Feb 23, 2024
MODE1,2 are swapped on bank503
#292
· opened
Feb 05, 2024
by
Benjamin Todd
v3
Done
CLOSED
2
updated
Feb 23, 2024
USB JTAG TRST isn't isolated from 3V3
#294
· opened
Feb 06, 2024
by
Benjamin Todd
v3
Done
CLOSED
1
updated
Mar 01, 2024
Sch validation returns some warnings on Harness Types
#348
· opened
Apr 03, 2024
by
Grzegorz Daniluk
v3
Done
CLOSED
0
updated
Apr 04, 2024
« First
Prev
1
2
3
4
5
6
…
Next
Last »