Skip to content
GitLab
Explore
Sign in
Projects
DIOT Zynq Ultrascale-based System Board
Issues
#81
[fpga-ps-mio] remove signal lines that are not used, put no-ERC flag directly on FPGA I/Os
To upload designs, you'll need to enable LFS and have an admin enable hashed storage.
More information