[WR-clocks] note for PCB routing
Add a note that during PCB design, IC20, J4, J8 should be placed close to FPGA (to minimize phase noise and delays).
Add a note that during PCB design, IC20, J4, J8 should be placed close to FPGA (to minimize phase noise and delays).