Skip to content
GitLab
Explore
Sign in
Projects
DIOT Zynq Ultrascale-based System Board
Issues
#54
[clocks] P1V8_CLK powering the clock outputs could all be connected using a single wire
To upload designs, you'll need to enable LFS and have an admin enable hashed storage.
More information