Skip to content
GitLab
Explore
Sign in
Projects
DIOT Zynq Ultrascale-based System Board
Issues
#53
[clocks] Q2 signals 1/3 crossed
Why Q2 signals 1 and 3 are crossed before they connect to XA/XB of Si5341? Is it for easier routing?
To upload designs, you'll need to enable LFS and have an admin enable hashed storage.
More information