Skip to content
GitLab
Explore
Sign in
Projects
DIOT Zynq Ultrascale-based System Board
Issues
#51
[clocks] diff-pair directive missing for FPGA-PL_CLKREF pair
it's there for FPGA-PL_C_CLKREF but not for FPGA-PL_CLKREF
To upload designs, you'll need to enable LFS and have an admin enable hashed storage.
More information