Skip to content
GitLab
Explore
Sign in
Projects
DIOT Zynq Ultrascale-based System Board
Issues
#337
Cpcis_connectors: naming of MGT lanes
rename
MGT<n>_Tx
to
SLOT<n>.MGT_Tx
rename
MGT<n>_RxC
to
SLOT<n>.MGT_Rx
Edited
Mar 13, 2024
by
Grzegorz Daniluk
To upload designs, you'll need to enable LFS and have an admin enable hashed storage.
More information