Skip to content
GitLab
Explore
Sign in
Projects
DIOT Zynq Ultrascale-based System Board
Issues
#101
[fpga-bank-65-66-67-68] remove unnecessary "no ERC"
Bank66: many "no ERC" directives placed on signals that are used
To upload designs, you'll need to enable LFS and have an admin enable hashed storage.
More information