Skip to content
GitLab
Explore
Sign in
Projects
DIOT Zynq Ultrascale-based System Board
Repository
diot-sb-zu
hw
fpga_pin_delays.csv
Find file
Blame
History
Permalink
adding layout v1.0 after CERN reviews and fixes
· 03549333
Grzegorz Daniluk
authored
Sep 08, 2020
03549333