Skip to content
GitLab
Explore
Sign in
Projects
DIOT Kintex Ultrascale-based Peripheral Board FMC Carrier
Issues
#87
DDR4 routing
signals associated to a byte lane (DQ, DQS, DM) should be routed on the same layer
0.2mm minimum spacing rule between 2 DDR signals is not respected everywhere, looks like an issue with the rule definition