Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
DIOT Monitoring Module
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
6
Issues
6
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Schedules
Wiki
Wiki
Snippets
Snippets
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
DIOT Monitoring Module
Commits
c68eb331
Commit
c68eb331
authored
May 16, 2022
by
Adam Wujek
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
bootloader: clock changes 10
Signed-off-by:
Adam Wujek
<
dev_public@wujek.eu
>
parent
8f7f141c
Pipeline
#3667
passed with stage
in 44 seconds
Changes
3
Pipelines
1
Hide whitespace changes
Inline
Side-by-side
Showing
3 changed files
with
6 additions
and
6 deletions
+6
-6
atmel_start_config.atstart
bootloader/atmel_start_prj/atmel_start_config.atstart
+3
-3
hpl_gclk_config.h
bootloader/atmel_start_prj/config/hpl_gclk_config.h
+2
-2
hpl_pm_config.h
bootloader/atmel_start_prj/config/hpl_pm_config.h
+1
-1
No files found.
bootloader/atmel_start_prj/atmel_start_config.atstart
View file @
c68eb331
...
...
@@ -64,8 +64,8 @@ drivers:
gclk_arch_gen_1_idc: false
gclk_arch_gen_1_oe: false
gclk_arch_gen_1_oov: false
gclk_arch_gen_2_RUNSTDBY:
fals
e
gclk_arch_gen_2_enable:
fals
e
gclk_arch_gen_2_RUNSTDBY:
tru
e
gclk_arch_gen_2_enable:
tru
e
gclk_arch_gen_2_idc: false
gclk_arch_gen_2_oe: false
gclk_arch_gen_2_oov: false
...
...
@@ -139,7 +139,7 @@ drivers:
cpu_clock_source: Generic clock generator 0
cpu_div: '1'
enable_cpu_clock: true
nvm_wait_states: '
1
'
nvm_wait_states: '
0
'
optional_signals: []
variant: null
clocks:
...
...
bootloader/atmel_start_prj/config/hpl_gclk_config.h
View file @
c68eb331
...
...
@@ -167,7 +167,7 @@
// <i> Indicates whether Run in Standby is enabled or not
// <id> gclk_arch_gen_2_RUNSTDBY
#ifndef CONF_GCLK_GEN_2_RUNSTDBY
#define CONF_GCLK_GEN_2_RUNSTDBY
0
#define CONF_GCLK_GEN_2_RUNSTDBY
1
#endif
// <q> Divide Selection
...
...
@@ -202,7 +202,7 @@
// <i> Indicates whether Generic Clock Generator Enable is enabled or not
// <id> gclk_arch_gen_2_enable
#ifndef CONF_GCLK_GEN_2_GENEN
#define CONF_GCLK_GEN_2_GENEN
0
#define CONF_GCLK_GEN_2_GENEN
1
#endif
// <y> Generic clock generator 2 source
...
...
bootloader/atmel_start_prj/config/hpl_pm_config.h
View file @
c68eb331
...
...
@@ -59,7 +59,7 @@
// <15=> 15
// <id> nvm_wait_states
#ifndef CONF_NVM_WAIT_STATE
#define CONF_NVM_WAIT_STATE
1
#define CONF_NVM_WAIT_STATE
0
#endif
// </h>
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment