Skip to content
GitLab
Explore
Sign in
Projects
Compact Universal Timing Endpoint Based on White Rabbit with Dual Ports Cute-WR-DP
Repository
cute-wr-dp
schematics
2-FPGA_bank0.SchDoc
Find file
History
Permalink
version 1.2
· 41e706df
hongming
authored
Aug 30, 2016
Solve some small bugs. Change the package of the capacitor.
41e706df