Skip to content
GitLab
Explore
Sign in
Projects
Compact Universal Timing Endpoint Based on White Rabbit with Dual Ports Cute-WR-DP
Repository
cute-wr-dp
schematics
3-FPGA_bank1.SchDoc
Find file
History
Permalink
Update the FMC signals to follow the VITA standard.
· 22408cdc
hongming
authored
Feb 14, 2017
22408cdc