|
|
# Compact Universal Timing Endpoint Based on White Rabbit with Dual Ports
|
|
|
|
|
|
## 1.Introduction
|
|
|
## Introduction
|
|
|
|
|
|
The Cute-WR-DP is the enhanced version of
|
|
|
[Cute-WR](https://www.ohwr.org/project/cute-wr/wiki) with dual WR
|
|
|
ports,The two ports can act in different modes:
|
|
|
|
|
|
1\) parallel mode (Cute-WR-DP-PM)
|
|
|
### Parallel mode (Cute-WR-DP-PM)
|
|
|
|
|
|
In PM mode both port acts as down-link port connect to different WRS,
|
|
|
provide redundancy to improve the relibility for safety related
|
|
|
applications. Two WRPC work simultaneously on each port, the switch over
|
|
|
efforts developed on WRS can be adapted.
|
|
|
2\) chain mode(Cute-WR-DP-CM)
|
|
|
efforts developed on WRS can be adapted.
|
|
|
|
|
|
### Chain mode(Cute-WR-DP-CM)
|
|
|
|
|
|
In CM mode, two ports act as one down-link and one up-link to support
|
|
|
cascade topology. With deeper modification to WR technology
|
|
|
(show-stopper I am not aware may exist), more attractive features can be
|
... | ... | @@ -19,17 +22,15 @@ explored like ring topology, on-the-fly data transmission, reflective |
|
|
memory (GE property though). The possibilities can be remarkable.
|
|
|
|
|
|
The CUTEWR-DP board can also be used as normal WR node when only one
|
|
|
port is used. Currently, the CUTEWR-DPV2 is published. Check the
|
|
|
[Github](https://github.com/leehongming/cutewr_dp_v2) to get more
|
|
|
information.
|
|
|
port is used.
|
|
|
|
|
|
## 2.Hardware
|
|
|
## Hardware
|
|
|
|
|
|
###
|
|
|
512871215337553496.jpg
|
|
|
The Cute-WR-DP
|
|
|
*Top view of Cute-WR-DP**
|
|
|
|
|
|
### 2.1 Features:
|
|
|
*Isometric view of Cute-WR-DP**
|
|
|
h3. Features:
|
|
|
|
|
|
- 3.3v power supply, 1.5A
|
|
|
- VITA57 FMC mezzanine;
|
... | ... | @@ -51,62 +52,24 @@ The Cute-WR-DP |
|
|
- Addition Low-cost connector on FMC Region3
|
|
|
|
|
|
|
|
|
## 3\. Firmware
|
|
|
|
|
|
### 3.1 Structure Design
|
|
|
|
|
|
![](/uploads/e0868cff1a89ea94f2fd21d06e77f37e/dual_port_structure.png)
|
|
|
|
|
|
### 3.2 Design Files
|
|
|
|
|
|
## 4\. Demo":https://www.ohwr.org//Cute-WR-DP demo"
|
|
|
|
|
|
The Demo contains one WR switch and three CUTEWR-DPV2 boards. The WR
|
|
|
switch acts as the Grandmaster(Layer 1) in this small network, and three
|
|
|
CUTEWR-DPV2 boards are connected one by one. They are in Layer 2/3/4 of
|
|
|
this network seperately.
|
|
|
In each board, use the blue SFP (AXGE-1254-0531) in SFP0 and red SFP
|
|
|
(AXGE-3454-0531) in SFP1. (The label of each SFP is on the PCB)
|
|
|
Use the command below to change the parameters of each port.
|
|
|
|
|
|
- The SFP\_PN is AXGE-1254-0531 or AXGE-3454-0531 if you use the SFPs
|
|
|
produced by AXCEN.
|
|
|
- The port is 0 or 1.
|
|
|
- The units of dtx\_value and drx\_value are picosecond.
|
|
|
- alpha value is depended on your fiber.
|
|
|
|
|
|
<!-- end list -->
|
|
|
## Firmware
|
|
|
|
|
|
sfp erase
|
|
|
sfp add SFP_PN port dtx_value drx_value alpha_value
|
|
|
![](/uploads/e0868cff1a89ea94f2fd21d06e77f37e/dual_port_structure.png)
|
|
|
The firmware is based on WRPC with modified code in the LM32 softcore.
|
|
|
The additional resource cost to support Dual Port is not twice of the
|
|
|
single port.
|
|
|
|
|
|
Use the command below to set the IP of each port.
|
|
|
## Project information
|
|
|
|
|
|
- command "ip set ip\_addr" will set the ip address of port 0. The ip
|
|
|
address of port 1 will be ip address of port 0 adds 1.
|
|
|
[Hardware design
|
|
|
files](https://github.com/leehongming/cutewr_dp_hw.git)
|
|
|
[Firmware demo
|
|
|
project](https://github.com/leehongming/cutewr_dp_v2.git)
|
|
|
Follow the
|
|
|
[instructions](https://www.ohwr.org/project/cute-wr-dp/wikis/cute-wr-dp-demo)
|
|
|
to run the project.
|
|
|
|
|
|
<!-- end list -->
|
|
|
|
|
|
ip set ip_addr_port0
|
|
|
|
|
|
Use the command below to start or stop the PTP of each port.
|
|
|
|
|
|
ptp start (start both two ports)
|
|
|
ptp start 0/1 (start the selected port)
|
|
|
ptp stop (stop both two ports)
|
|
|
ptp stop 0/1 (stop the selected port)
|
|
|
|
|
|
Use the command "gui" to get the PTP status of each port.
|
|
|
The results are shown as
|
|
|
below:
|
|
|
![](/uploads/1e0fa35579cff52e827b9ef41b4f254c/CUTEWR-DP-gui.png)
|
|
|
|
|
|
The demo synchronization results are shown as below, C1(yellow) is the
|
|
|
WR switch while C2/C3/C4 are CUTEWR-DP
|
|
|
boards:
|
|
|
![](/uploads/b675b9f61b659cc8cd3291a4fc2be556/CUTEWR-DP-PPS-results.png)
|
|
|
|
|
|
## 5\. Current status
|
|
|
## Current status
|
|
|
|
|
|
<table>
|
|
|
<tbody>
|
... | ... | @@ -130,27 +93,25 @@ boards: |
|
|
<td>04-Apr-2017</td>
|
|
|
<td>Publish the CUTEWR-DPV2</td>
|
|
|
</tr>
|
|
|
<tr class="even">
|
|
|
<td>10-Mar-2018</td>
|
|
|
<td>20 Cute-WR-DP produced</td>
|
|
|
</tr>
|
|
|
</tbody>
|
|
|
</table>
|
|
|
|
|
|
## 6\. Design files
|
|
|
|
|
|
### Hardware design files
|
|
|
|
|
|
git clone https://github.com/leehongming/cutewr_dp_hw.git
|
|
|
## Contacts
|
|
|
|
|
|
git clone --recursive https://github.com/leehongming/cutewr_dp_v2.git
|
|
|
### Commercial producers
|
|
|
|
|
|
The branch master contains the project which supports the one port
|
|
|
synchronization (normal CUTEWR).
|
|
|
The branch master\_dp contains the project which supports the dual port
|
|
|
synchronization (chain mode).
|
|
|
\*[Commercially available](http://www.synctechnology.cn)
|
|
|
|
|
|
Follow the instructions to run the project.
|
|
|
### General question about project
|
|
|
|
|
|
### Firmware demo project
|
|
|
- [Guanghua Gong](https://www.ohwr.org/users/925) - Tsinghua
|
|
|
University, Beijing
|
|
|
|
|
|
## 7\. Users list
|
|
|
## Users list
|
|
|
|
|
|
- [China Accelerator Driven Sub-critical
|
|
|
System](http://english.ihep.cas.cn/rs/fs/ADS/)
|
... | ... | |