| ... | ... | @@ -25,31 +25,31 @@ information. |
|
|
|
|
|
|
|
## 2.Hardware
|
|
|
|
|
|
|
|
### 2.1 Snapshot
|
|
|
|
512871215337553496.jpg
|
|
|
|
###
|
|
|
|
512871215337553496.jpg
|
|
|
|
The Cute-WR-DP
|
|
|
|
|
|
|
|
### 2.2 Features:
|
|
|
|
### 2.1 Features:
|
|
|
|
|
|
|
|
- 3.3v power supply, DC Power Plug Jack or FMC or Pmod
|
|
|
|
- Standard FMC form;
|
|
|
|
- 3.3v power supply, 1.5A
|
|
|
|
- VITA57 FMC mezzanine;
|
|
|
|
- Two WR compatible SFP sockets;
|
|
|
|
- Spartan 6 (XC6SLX45T-4CSG324C);
|
|
|
|
- 32MBit SPI FLASH (M25P32-VMF6P);
|
|
|
|
- 64Kbit I2C EEPROM (24AA64T-I/MC);
|
|
|
|
- FMC LPC interface following the VITA standard;
|
|
|
|
- Addition Low-cost connector on FMC Region3
|
|
|
|
- JTAG and RS232;
|
|
|
|
- JTAG connector
|
|
|
|
- USB-UART port;
|
|
|
|
- External CLK reference (work in master mode);
|
|
|
|
- Adjustable CLK output (optional)
|
|
|
|
- 2 USER IO on front panel, LEMO interface
|
|
|
|
- 2 front panel LEDs;
|
|
|
|
- 2 Pmod Interfaces for debug
|
|
|
|
- 3 LEMO Interfaces for
|
|
|
|
debug
|
|
|
|
- the following features are not compatible with VITA standard, will
|
|
|
|
be removed in next version
|
|
|
|
- 2 Pmod Interfaces for debug
|
|
|
|
- 3 LEMO Interfaces for debug
|
|
|
|
- Addition Low-cost connector on FMC Region3
|
|
|
|
|
|
|
|
### 2.2 Design Files
|
|
|
|
|
|
|
|
git clone https://github.com/leehongming/cutewr_dp_hw.git
|
|
|
|
|
|
|
|
## 3\. Firmware
|
|
|
|
|
| ... | ... | @@ -59,13 +59,6 @@ debug |
|
|
|
|
|
|
|
### 3.2 Design Files
|
|
|
|
|
|
|
|
git clone --recursive https://github.com/leehongming/cutewr_dp_v2.git
|
|
|
|
|
|
|
|
The branch master contains the project which supports the one port
|
|
|
|
synchronization (normal CUTEWR).
|
|
|
|
The branch master\_dp contains the project which supports the dual port
|
|
|
|
synchronization (chain mode).
|
|
|
|
|
|
|
|
## 4.Demo
|
|
|
|
|
|
|
|
The Demo contains one WR switch and three CUTEWR-DPV2 boards. The WR
|
| ... | ... | @@ -140,7 +133,24 @@ boards: |
|
|
|
</tbody>
|
|
|
|
</table>
|
|
|
|
|
|
|
|
## 6\. Users list
|
|
|
|
## 6\. Design files
|
|
|
|
|
|
|
|
### Hardware design files
|
|
|
|
|
|
|
|
git clone https://github.com/leehongming/cutewr_dp_hw.git
|
|
|
|
|
|
|
|
git clone --recursive https://github.com/leehongming/cutewr_dp_v2.git
|
|
|
|
|
|
|
|
The branch master contains the project which supports the one port
|
|
|
|
synchronization (normal CUTEWR).
|
|
|
|
The branch master\_dp contains the project which supports the dual port
|
|
|
|
synchronization (chain mode).
|
|
|
|
|
|
|
|
Follow the instructions to run the project.
|
|
|
|
|
|
|
|
### Firmware demo project
|
|
|
|
|
|
|
|
## 7\. Users list
|
|
|
|
|
|
|
|
- [China Accelerator Driven Sub-critical
|
|
|
|
System](http://english.ihep.cas.cn/rs/fs/ADS/)
|
| ... | ... | |
