|
|
# Compact Universal Timing Endpoint Based on White Rabbit
|
|
|
# Compact Universal Timing Endpoint Based on White Rabbit with Dual Ports
|
|
|
|
|
|
## Introduction
|
|
|
|
|
|
The cute-wr project is a standalone White Rabbit Node implementation on
|
|
|
a FPGA Mezzanine Card. The idea is to have a compact, low-cost and
|
|
|
common WR NIC for synchronous DAQ frontends and other applications.
|
|
|
The Cute-WR-DP is the enhanced version of
|
|
|
[Cute-WR](https://www.ohwr.org/project/cute-wr/wiki) with dual WR ports,
|
|
|
they can work in parallel to provide redundancy for high reliable
|
|
|
application or work in chain to support cascade topology.
|
|
|
|
|
|
*INFORMATION BELOW IS ONLY A TEMPLATE. PLEASE MODIFY**
|
|
|
|
|
|
## Structure Design
|
|
|
|
... | ... | |