... | ... | @@ -58,12 +58,17 @@ lists violations known so far:** |
|
|
</tr>
|
|
|
<tr class="odd">
|
|
|
<td>Current consumption</td>
|
|
|
<td><= 100 mA</td>
|
|
|
<td><= 200 mA</td>
|
|
|
<td>480 mA</td>
|
|
|
</tr>
|
|
|
<tr class="even">
|
|
|
<td>Internal power dissipation</td>
|
|
|
<td><= 0.5 W</td>
|
|
|
<td>Operating temperature range</td>
|
|
|
<td>-40 to 70 ºC</td>
|
|
|
<td>TBD</td>
|
|
|
</tr>
|
|
|
<tr class="odd">
|
|
|
<td>Operating power</td>
|
|
|
<td><= 0.625 W</td>
|
|
|
<td>2.4 W</td>
|
|
|
</tr>
|
|
|
</tbody>
|
... | ... | @@ -83,8 +88,8 @@ Nevertheless, first tests with a setup as below showed no issues: |
|
|
- 1x CRIO-WR (WR slave operating)
|
|
|
|
|
|
After 8 hours of operation at room temperature, the tempereature inside
|
|
|
the CRIO-WR module is 45°C (measured approx. 5 mm above the FPGA). Total
|
|
|
inrush charge and current consumption caused no detectable issues.
|
|
|
the CRIO-WR module is 45°C (measured approx. 5 mm above the FPGA). The
|
|
|
above listed violations to the cRIO spec caused no detectable issues.
|
|
|
|
|
|
-----
|
|
|
|
... | ... | @@ -157,10 +162,7 @@ More information: |
|
|
|
|
|
## Contacts
|
|
|
|
|
|
### Commercial producers
|
|
|
|
|
|
-
|
|
|
### General question about project
|
|
|
General question about project
|
|
|
|
|
|
- [Daniel Florin](mailto:florin@physik.uzh.ch), Universitaet Zuerich,
|
|
|
Switzerland.
|
... | ... | @@ -176,13 +178,29 @@ More information: |
|
|
<td><b> Event </b></td>
|
|
|
</tr>
|
|
|
<tr class="even">
|
|
|
<td>19-07-2011</td>
|
|
|
<td>Main features specification written.</td>
|
|
|
<td>06-01-2014</td>
|
|
|
<td>Start of project</td>
|
|
|
</tr>
|
|
|
<tr class="odd">
|
|
|
<td>12-05-2014</td>
|
|
|
<td>Hardware v1.0 ready for production</td>
|
|
|
</tr>
|
|
|
<tr class="even">
|
|
|
<td>30-06-2014</td>
|
|
|
<td>Three v1.0 boards received from production, start testing them</td>
|
|
|
</tr>
|
|
|
<tr class="odd">
|
|
|
<td>03-07-2014</td>
|
|
|
<td>WR grandmaster, master and slave working (CRIO-WR to CRIO-WR)</td>
|
|
|
</tr>
|
|
|
<tr class="even">
|
|
|
<td>07-07-2014</td>
|
|
|
<td>First tests in cRIO chassis with LabVIEW (SPI EEPROM read / write, SPI FPGA)</td>
|
|
|
</tr>
|
|
|
</tbody>
|
|
|
</table>
|
|
|
|
|
|
-----
|
|
|
|
|
|
30 July 2014
|
|
|
18 August 2014
|
|
|
|