... | @@ -44,8 +44,8 @@ LabVIEW is for example: |
... | @@ -44,8 +44,8 @@ LabVIEW is for example: |
|
- Read externally triggered timestamps based on WR-timecode
|
|
- Read externally triggered timestamps based on WR-timecode
|
|
- Generate scheduled output pulses based on WR-timecode
|
|
- Generate scheduled output pulses based on WR-timecode
|
|
|
|
|
|
The board is powered by the CompactRIO backplane / chassis (+5 V, ~480
|
|
The board is powered by the CompactRIO backplane / chassis (+5 V, 480 mA
|
|
mA operating current), which violates the CompactRIO specification:
|
|
typ. operating current), which violates the CompactRIO specification:
|
|
|
|
|
|
<table>
|
|
<table>
|
|
<tbody>
|
|
<tbody>
|
... | @@ -67,6 +67,22 @@ mA operating current), which violates the CompactRIO specification: |
... | @@ -67,6 +67,22 @@ mA operating current), which violates the CompactRIO specification: |
|
</tbody>
|
|
</tbody>
|
|
</table>
|
|
</table>
|
|
|
|
|
|
|
|
First tests at room temperature with a setup as below showed no issues:
|
|
|
|
|
|
|
|
- Power supply: Pulse Dimension QS40.241
|
|
|
|
- Chassis: cRIO-9114
|
|
|
|
- Controller: cRIO-9014
|
|
|
|
- Modules:
|
|
|
|
- 1x NI 9205
|
|
|
|
- 1x NI 9476
|
|
|
|
- 1x NI 9217
|
|
|
|
- 1x NI 9403
|
|
|
|
- 2x NI 9402
|
|
|
|
- 1x CRIO-WR (WR slave)
|
|
|
|
|
|
|
|
The ambient tempereature inside the CRIO-WR module, measured approx. 5
|
|
|
|
mm above the FPGA, reached 45°C after 2 hours normal operation.
|
|
|
|
|
|
-----
|
|
-----
|
|
|
|
|
|
## Block Diagram
|
|
## Block Diagram
|
... | @@ -79,8 +95,9 @@ CompactRIO functionality is ensured by a dedicated power supply with |
... | @@ -79,8 +95,9 @@ CompactRIO functionality is ensured by a dedicated power supply with |
|
sleep-mode, a separate EEPROM for module identification parameters and
|
|
sleep-mode, a separate EEPROM for module identification parameters and
|
|
an SPI plus some glue logic in the FPGA's CRIO User Core. A connector at
|
|
an SPI plus some glue logic in the FPGA's CRIO User Core. A connector at
|
|
the front panel provides up to 10 user I/O signals (5 x LVDS) protected
|
|
the front panel provides up to 10 user I/O signals (5 x LVDS) protected
|
|
by TVS, programmable as input or output, with or without SERDES. The 4
|
|
by TVS, programmable depending on the application as input or output,
|
|
LEDs at the front panel may be used as status
|
|
with or without SERDES. The 4 LEDs at the front panel may be used as
|
|
|
|
status
|
|
indicators.
|
|
indicators.
|
|
|
|
|
|
![](/uploads/53e483d47e3d91b35f5ae1b607fcaa3b/crio-wr_1_00_block_diagram.png)
|
|
![](/uploads/53e483d47e3d91b35f5ae1b607fcaa3b/crio-wr_1_00_block_diagram.png)
|
... | | ... | |