... | ... | @@ -24,18 +24,15 @@ compatibly with the established boards |
|
|
</tbody>
|
|
|
</table>
|
|
|
|
|
|
CRIO-WR complies with CompactRIO specification except for current
|
|
|
consumption and internal power dissipation (see below).
|
|
|
|
|
|
The front panel contains:
|
|
|
*The front panel contains:**
|
|
|
|
|
|
- 4x LEDs (user programmable)
|
|
|
- 1x Connector mini USB B (USB-UART bridge, WRPC user shell)
|
|
|
- 1x Connector HDSUB 15 (10 programmable user I/O)
|
|
|
- 1x Connector HDSUB 15 (up to 10 programmable user I/O)
|
|
|
- 1x SFP cage for fibre-optic transceiver
|
|
|
|
|
|
A LabVIEW driver is currently under development. The functionality in
|
|
|
LabVIEW is for example:
|
|
|
*A LabVIEW driver is currently under development. The functionality in
|
|
|
LabVIEW is for example:**
|
|
|
|
|
|
- Read / write module identification parameters
|
|
|
- Read status of WR-link
|
... | ... | @@ -44,8 +41,8 @@ LabVIEW is for example: |
|
|
- Read externally triggered timestamps based on WR-timecode
|
|
|
- Generate scheduled output pulses based on WR-timecode
|
|
|
|
|
|
The board is powered by the CompactRIO backplane / chassis (+5 V, 480 mA
|
|
|
typ. operating current), which violates the CompactRIO specification:
|
|
|
*CRIO-WR complies with most CompactRIO specification. The table below
|
|
|
lists violations known so far:**
|
|
|
|
|
|
<table>
|
|
|
<tbody>
|
... | ... | @@ -55,9 +52,9 @@ typ. operating current), which violates the CompactRIO specification: |
|
|
<td>CRIO-WR</td>
|
|
|
</tr>
|
|
|
<tr class="even">
|
|
|
<td>Inrush charge</td>
|
|
|
<td>Total inrush charge</td>
|
|
|
<td>F (I(t) - 200mA)dt <= 150uC</td>
|
|
|
<td></td>
|
|
|
<td>TBD</td>
|
|
|
</tr>
|
|
|
<tr class="odd">
|
|
|
<td>Current consumption</td>
|
... | ... | @@ -72,8 +69,7 @@ typ. operating current), which violates the CompactRIO specification: |
|
|
</tbody>
|
|
|
</table>
|
|
|
|
|
|
Nevertheless, first tests at room temperature with a setup as below
|
|
|
showed no issues:
|
|
|
Nevertheless, first tests with a setup as below showed no issues:
|
|
|
|
|
|
- Power supply: Pulse Dimension QS40.241
|
|
|
- Chassis: cRIO-9114
|
... | ... | @@ -84,11 +80,12 @@ showed no issues: |
|
|
- 1x NI 9217
|
|
|
- 1x NI 9403
|
|
|
- 2x NI 9402
|
|
|
- 1x CRIO-WR (WR slave)
|
|
|
- 1x CRIO-WR (WR slave operating)
|
|
|
|
|
|
After 8 hours normal operation (WR slave), the ambient tempereature
|
|
|
inside the CRIO-WR module is 45°C (measured approx. 5 mm above the
|
|
|
FPGA).
|
|
|
After 8 hours normal operation at room temperature, the ambient
|
|
|
tempereature inside the CRIO-WR module is 45°C (measured approx. 5 mm
|
|
|
above the FPGA). Inrush charge and current consumption caused no
|
|
|
detectable issues.
|
|
|
|
|
|
-----
|
|
|
|
... | ... | @@ -120,77 +117,27 @@ More information: |
|
|
## Main Features
|
|
|
|
|
|
- Standalone WR node (grand-master, master or slave)
|
|
|
- Complies with NI CompactRIO specification, except for:
|
|
|
- Current consumption (typ. 475 mA operational)
|
|
|
- Power dissipation (typ. 2.4 W operational)
|
|
|
- 1x Xilinx Spartan6 FPGA (XC6SLX45T-3FGG484C)
|
|
|
- Complies with NI CompactRIO specification ****
|
|
|
- 6-layer PCB
|
|
|
- 1x Xilinx Spartan-6 FPGA (XC6SLX45T-3FGG484C)
|
|
|
- 1x 32MBit SPI FLASH (M25P32-VMF6P)
|
|
|
- Vadj fixed to 2.5V
|
|
|
- No dedicated clock signals from Carrier to FMC (as only
|
|
|
available on HPC pins and use LPC)
|
|
|
- FMC connectivity: all 34 differential pairs connected, 1 GTP
|
|
|
transceiver with clock, 2 clock pairs, JTAG
|
|
|
- Xilinx FPGAs
|
|
|
- Application FPGA: Spartan-6 XC6SLX150T-FGG900
|
|
|
- Direct connection to all resources such as VME64x, memories
|
|
|
and FMC connectors
|
|
|
- System FPGA: Spartan-6 XC6SLX9-2FTG256C
|
|
|
- Provides VME bootloader, early oscillator/PLL config
|
|
|
- Configuration Flash memory for both Main FPGA and
|
|
|
Application FPGA configuration
|
|
|
- FPGA configuration
|
|
|
- From SPI flash or via JTAG
|
|
|
- FPGA configuration from SPI FLASH or via JTAG
|
|
|
- Clocking resources
|
|
|
- 1x 10-280 MHz I2C Programmable XO Oscillator, starts up at 100
|
|
|
MHz (Silicon Labs Si570, freely usable)
|
|
|
- 1x 25 MHz TCXO controlled by a DAC with SPI interface (AD5662,
|
|
|
used by [White Rabbit PTP
|
|
|
core](https://www.ohwr.org/wr-cores/wikis/Wrpc-core))
|
|
|
- 1x 20 MHz VCXO controlled by a DAC with SPI interface (AD5662,
|
|
|
used by [White Rabbit PTP
|
|
|
core](https://www.ohwr.org/wr-cores/wikis/Wrpc-core))
|
|
|
- 2x low-jitter frequency synthesizer/fanout (TI CDCM61004, fixed
|
|
|
configuration, Fout=125 MHz, used by [White Rabbit PTP
|
|
|
core](https://www.ohwr.org/wr-cores/wikis/Wrpc-core))
|
|
|
- On-board memories
|
|
|
- 2x 256 MByte (2 Gbit) DDR3 (16-bit bus, MT41J128M16HA-15E)
|
|
|
- 1x 128 Mbit SPI flash for FPGA firmware storage
|
|
|
- 64kbit EEPROM (24AA64T-I/MC) connected for storing application
|
|
|
parameters
|
|
|
- 1x I2C configuration EEPROM (24LC64)
|
|
|
- Miscellaneous
|
|
|
- On-board thermometer IC (DS18B20U+)
|
|
|
- Unique 64-bit identifier (DS18B20U+)
|
|
|
- 1x 25 MHz TCXO controlled by a DAC (used by WRPC)
|
|
|
- 1x 20 MHz VCXO controlled by a DAC (used by WRPC)
|
|
|
- 1x low-jitter frequency synthesizer/fanout with fixed
|
|
|
configuration, Fout=125 MHz (used by WRPC)
|
|
|
- 64kbit EEPROM (optionally used by WRPC)
|
|
|
- Temperature sensor with unique ID (optionally used by WRPC)
|
|
|
- Front panel
|
|
|
- 1x SFP port ([White
|
|
|
Rabbit](https://www.ohwr.org/project/white-rabbit/wikis/)
|
|
|
compatible)
|
|
|
- 4x LEMO/SMC programmable I/Os capable of driving 3.3V @ 50 ohm
|
|
|
- 2x mini displayPort connectors for high-speed serial GTP links
|
|
|
(not for video)
|
|
|
- 8x Programmable LED
|
|
|
- Reset push button
|
|
|
- Internal connectors
|
|
|
- VME P2 connector provides access to a Rear Transition Module
|
|
|
(compatible to
|
|
|
[VFC](https://www.ohwr.org/project/fmc-vme-carrier/wiki))
|
|
|
- 40 user defined single ended (Vcco=2.5V) signals (or 20 LVDS
|
|
|
pairs) connected to the Application FPGA
|
|
|
- 2x 125 MHz LVDS clocks provided to the RTM
|
|
|
- Xilinx-style JTAG connector
|
|
|
- Internal mini USB 2.0 High Speed connector for stand-alone
|
|
|
applications (CP2103)
|
|
|
- Optional features, check with vendor
|
|
|
- Internal 2 x SATA connector for stand-alone PCI Express
|
|
|
connectivity (clock + data)
|
|
|
- Internal 4 x UFL connectors with low-jitter clock for FMC cards
|
|
|
- Internal additional USB 2.0 on 4-pin header (FT2232HL)
|
|
|
- Battery for secure storage of FPGA configuration data
|
|
|
- Stand-alone features
|
|
|
- External supply connector (3.3V, 5V) on internal SATA
|
|
|
connector
|
|
|
- PCIe interface on internal SATA connector
|
|
|
- 10-layer PCB
|
|
|
- 4x LEDs (user programmable)
|
|
|
- 1x Connector mini USB B (USB-UART bridge, WRPC user shell)
|
|
|
- 1x Connector HDSUB 15 (up to 10 programmable user I/O)
|
|
|
- 1x SFP cage for fibre-optic transceiver (used by WRPC)
|
|
|
- On-board add-ons
|
|
|
- 1x Push button (user programmable)
|
|
|
- 2x LEDs (user programmable)
|
|
|
- 2x LEDs (power on, power good)
|
|
|
|
|
|
-----
|
|
|
|
... | ... | |