Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
C
Conv TTL RS485 - Testing
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
3
Issues
3
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Conv TTL RS485 - Testing
Commits
33c6497b
Commit
33c6497b
authored
Nov 12, 2014
by
Theodor-Adrian Stana
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
sw: RS485 pulse test script disables tester lines on exit
parent
610d581c
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
11 additions
and
0 deletions
+11
-0
rs485_pulse.py
pts/python/rs485_pulse.py
+11
-0
No files found.
pts/python/rs485_pulse.py
View file @
33c6497b
...
...
@@ -139,6 +139,7 @@ def main(bus, tname, inf, log):
msg
=
"Testing channel connections: O1 -> I"
print
(
msg
)
mux_sel
(
bus
,
0x0
)
inf
.
write
(
'
\n
'
)
inf
.
write
(
msg
+
'
\n
'
)
en_pulse_gen
(
bus
)
time
.
sleep
(
2
)
...
...
@@ -149,6 +150,7 @@ def main(bus, tname, inf, log):
msg
=
"Testing channel connections: O2 -> I"
print
(
msg
)
mux_sel
(
bus
,
0x1
)
inf
.
write
(
'
\n
'
)
inf
.
write
(
msg
+
'
\n
'
)
en_pulse_gen
(
bus
)
time
.
sleep
(
2
)
...
...
@@ -159,6 +161,7 @@ def main(bus, tname, inf, log):
msg
=
"Testing channel connections: O3 -> I"
print
(
msg
)
mux_sel
(
bus
,
0x2
)
inf
.
write
(
'
\n
'
)
inf
.
write
(
msg
+
'
\n
'
)
en_pulse_gen
(
bus
)
time
.
sleep
(
2
)
...
...
@@ -169,6 +172,7 @@ def main(bus, tname, inf, log):
msg
=
"Testing fail-safe"
print
(
msg
)
mux_sel
(
bus
,
0x3
)
inf
.
write
(
'
\n
'
)
inf
.
write
(
msg
+
'
\n
'
)
return
pel
.
get
()
...
...
@@ -179,3 +183,10 @@ def main(bus, tname, inf, log):
except
BusWarning
,
e
:
raise
PtsError
(
"SKT Warning:
%
s"
%
e
)
finally
:
val
=
bus
.
vv_read
(
CSR
)
val
&=
~
(
1
<<
CSR_TESTER_VCC_OFS
)
val
&=
~
(
1
<<
CSR_TESTER_MUX_EN_OFS
)
val
&=
~
(
1
<<
CSR_TESTER_MUX_S0_OFS
)
val
&=
~
(
1
<<
CSR_TESTER_MUX_S1_OFS
)
bus
.
vv_write
(
CSR
,
val
)
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment