... | ... | @@ -13,11 +13,6 @@ converter system is shown below. |
|
|
|
|
|
BLOschema.png
|
|
|
|
|
|
Currently we are working in the HDL code. For more information click on
|
|
|
the image below:
|
|
|
|
|
|
HDLstatusIcon.png:/project/conv-ttl-blo/wikis/HDLStatus
|
|
|
|
|
|
## How does it work?
|
|
|
|
|
|
When a pulse is received either in the front panel (TTL level) or the
|
... | ... | @@ -94,6 +89,11 @@ pins in the VME64x J1 connector. |
|
|
|
|
|
## Project status
|
|
|
|
|
|
Currently we are working in the HDL code. For more information click on
|
|
|
the image below:
|
|
|
|
|
|
HDLstatusIcon.png:/project/conv-ttl-blo/wikis/HDLStatus
|
|
|
|
|
|
<table>
|
|
|
<tbody>
|
|
|
<tr class="odd">
|
... | ... | @@ -224,6 +224,10 @@ pins in the VME64x J1 connector. |
|
|
<td>24-02-2012</td>
|
|
|
<td>3 prototypes ordered for 30-03-2012.</td>
|
|
|
</tr>
|
|
|
<tr class="odd">
|
|
|
<td>05-04-2012</td>
|
|
|
<td>Prototypes received. Testing HDL simple repetition code.</td>
|
|
|
</tr>
|
|
|
</tbody>
|
|
|
</table>
|
|
|
|
... | ... | |