... | ... | @@ -8,6 +8,8 @@ |
|
|
review](https://www.ohwr.org/project/conv-ttl-blo/wikis/Review200711)
|
|
|
- [Second architecture
|
|
|
review](https://www.ohwr.org/project/conv-ttl-blo/wikis/Review201011)
|
|
|
- [Third architecture
|
|
|
review](https://www.ohwr.org/project/conv-ttl-blo-gw/wikis/hw-review)
|
|
|
|
|
|
### Hardware design
|
|
|
|
... | ... | @@ -24,7 +26,7 @@ |
|
|
gate](https://www.ohwr.org/project/conv-ttl-blo/wikis/waveform-at-bsh103-gate)
|
|
|
- [Crosstalk issue cause and solution
|
|
|
document](https://www.ohwr.org/documents/335)
|
|
|
- [Hot swap issue](/hot-swap-issue)
|
|
|
- [Resolving the Hot swap issue](/hot-swap-issue)
|
|
|
- [CONV-TTL-BLO V3.0: Improving reliability and performance of the
|
|
|
blocking output stage](/blocking-output-modification)
|
|
|
- [Defining stress tests for evaluation of blocking output maximum
|
... | ... | |