Skip to content
GitLab
Explore
Sign in
Projects
Conv TTL Blocking - Gateware
Repository
conv-ttl-blo-gw
top
pulsetest
pulsetest.ucf
Find file
Blame
History
Permalink
Changed system clock from 125MHz to 20MHz VCXO
· 81fb2371
Theodor-Adrian Stana
authored
Nov 20, 2013
Signed-off-by:
Theodor Stana
<
t.stana@cern.ch
>
81fb2371