Skip to content
GitLab
Explore
Sign in
Projects
Conv TTL Blocking - Gateware
Repository
conv-ttl-blo-gw
syn
Release
conv_ttl_blo.xise
Find file
Blame
History
Permalink
Added constraints for 125 MHz clock net
· 4e0ed399
Theodor-Adrian Stana
authored
Nov 19, 2013
Signed-off-by:
Theodor Stana
<
t.stana@cern.ch
>
4e0ed399