hdl/top/top/afc_v1/*: add divclk generic to PLL
This allow us to select a broader range of frequencies, in order to generate a 100 MHz clock from a 125 MHz clock source, for instance
Showing
Please
register
or
sign in
to comment
This allow us to select a broader range of frequencies, in order to generate a 100 MHz clock from a 125 MHz clock source, for instance