Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
B
Beam Positoning Monitor - Gateware
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Beam Positoning Monitor - Gateware
Commits
1a226e5d
Commit
1a226e5d
authored
Jan 05, 2016
by
Lucas Russo
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
testbench/*/wb_acq_core_test/**: compile AXI interconnect as we use it now
parent
e92e148b
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
2 additions
and
1 deletion
+2
-1
questa_compile.sh
...cq_core_test/verilog/artix7/full_tb_mux/questa_compile.sh
+2
-1
No files found.
hdl/testbench/wishbone/wb_acq_core_test/verilog/artix7/full_tb_mux/questa_compile.sh
View file @
1a226e5d
...
...
@@ -180,7 +180,8 @@ vlog -64 -work axi_interconnect_v1_7 \
"../../../../../../platform/artix7/afc_v3/axi_interconnect_bpm/axi_interconnect_v1_7/hdl/verilog/axi_interconnect_v1_7_w_upsizer.v"
vlog
-64
-work
xil_defaultlib
\
"../../../../../../platform/artix7/afc_v3/axi_interconnect_bpm/sim/axi_interconnect_bpm.v"
"../../../../../../platform/artix7/afc_v3/axi_interconnect_bpm/sim/axi_interconnect_bpm.v"
\
"../../../../../../platform/artix7/afc_v3/axi_interconnect/sim/axi_interconnect.v"
vcom
-64
-93
-work
lib_pkg_v1_0
\
"../../../../../../platform/artix7/afc_v3/axi_datamover_bpm/lib_pkg_v1_0/hdl/src/vhdl/lib_pkg.vhd"
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment