Commit 1a226e5d authored by Lucas Russo's avatar Lucas Russo

testbench/*/wb_acq_core_test/**: compile AXI interconnect as we use it now

parent e92e148b
......@@ -180,7 +180,8 @@ vlog -64 -work axi_interconnect_v1_7 \
"../../../../../../platform/artix7/afc_v3/axi_interconnect_bpm/axi_interconnect_v1_7/hdl/verilog/axi_interconnect_v1_7_w_upsizer.v"
vlog -64 -work xil_defaultlib \
"../../../../../../platform/artix7/afc_v3/axi_interconnect_bpm/sim/axi_interconnect_bpm.v"
"../../../../../../platform/artix7/afc_v3/axi_interconnect_bpm/sim/axi_interconnect_bpm.v" \
"../../../../../../platform/artix7/afc_v3/axi_interconnect/sim/axi_interconnect.v"
vcom -64 -93 -work lib_pkg_v1_0 \
"../../../../../../platform/artix7/afc_v3/axi_datamover_bpm/lib_pkg_v1_0/hdl/src/vhdl/lib_pkg.vhd"
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment