Commit 0019e885 authored by Lucas Russo's avatar Lucas Russo

modules/*/wb_trigger/*: fix missing input trigger assignment

parent cc175542
......@@ -446,8 +446,7 @@ begin -- architecture rtl
---------------------------
-- data signals
rcv_mux_bus <= trig_pulse_transm_i;
-- transm_mux_bus is declared in the process
transm_mux_bus <= trig_pulse_transm_i;
trigger_generate : for i in g_trig_num-1 downto 0 generate
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment