Skip to content
GitLab
Explore
Sign in
Projects
Beam Positoning Monitor - Gateware
Repository
bpm-gw
..
full_tb
timescale.v
Find file
Blame
History
Permalink
hdl/testbench/*/wb_acq_core_test/*: add Artix 7 FPGA simulation
· 462c2bc5
Lucas Russo
authored
Sep 08, 2014
The main difference from the Virtex 6 simulation is the DDR3 generated controller.
462c2bc5