Skip to content
GitLab
Explore
Sign in
Projects
Beam Positoning Monitor - Gateware
Repository
bpm-gw
hdl
syn
pcie
afcv3.xdc
Find file
Blame
History
Permalink
Fix PCIe lane order for AFCv3. Enable higher quality DDR input clock
· 3babcdcb
Adrian Byszuk
authored
Oct 03, 2015
3babcdcb