... | ... | @@ -7,7 +7,8 @@ Wesley A. Clark\_ |
|
|
|
|
|
Asynchronous logic design may be a very hard subject. In order to fully
|
|
|
understand the power of this kind of design and its potential advantages
|
|
|
over the traditional synchronous paradigm, a solid background in digital
|
|
|
over the traditional synchronous paradigm, relatively strong theoretical
|
|
|
foundations and practical skills should be aquired
|
|
|
|
|
|
For those designers used to asynchronous design, the subtle design
|
|
|
tricks & details present in the AsyncArt reference designs will be clear
|
... | ... | @@ -18,8 +19,18 @@ the [www.asyncart.com](www.asyncart.com) webpage): |
|
|
FPGAs: a new approach
|
|
|
[http://arxiv.org/abs/arXiv:0802.3441](https://www.ohwr.org/project/http/wikis)
|
|
|
|
|
|
Is important to note that the concrete approach introduced in this paper
|
|
|
only covers a limited set of the presented reference designs, but the
|
|
|
signaling mechanism is shared in some way or anothe by all of them.
|
|
|
|
|
|
# Reference Designs
|
|
|
|
|
|
## Micropipelines
|
|
|
|
|
|
## Dual-Rail
|
|
|
|
|
|
## 1 to N Bus
|
|
|
|
|
|
# Licensing
|
|
|
|
|
|
# Loose Ends
|
... | ... | |