Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
A
Absolute Encoder VHDL core
Manage
Activity
Members
Labels
Plan
Issues
Issue boards
Milestones
Wiki
Code
Merge requests
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Deploy
Releases
Model registry
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
Projects
Absolute Encoder VHDL core
Repository
38a1c55dcd2814a5346da7fea11b1dd9c87c134f
Select Git revision
Branches
1
master
default
protected
1 result
absenc
Compare
Find file
Code
Clone with SSH
Clone with HTTPS
Open in your IDE
Visual Studio Code (SSH)
Visual Studio Code (HTTPS)
IntelliJ IDEA (SSH)
IntelliJ IDEA (HTTPS)
Download source code
zip
tar.gz
tar.bz2
tar
Download
Download source code
zip
tar.gz
tar.bz2
tar
Copy HTTPS clone URL
Copy SSH clone URL
ssh://git@ohwr.org:7999/project/absenc.git
Copy HTTPS clone URL
https://ohwr.org/project/absenc.git
fix: use range instead of others for unconstrainted types allows vcom to compile
Fabien Le Mentec
authored
9 years ago
38a1c55d
History
38a1c55d
9 years ago
History
Name
Last commit
Last update
doc
sim
src
README
README
Absolute encoder VHDL core Refer to doc/main.pdf for more information
