Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
W
wrpc-sw
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Commits
Open sidebar
hdl-core-lib
wr-cores
wrpc-sw
Commits
c71b62e1
Commit
c71b62e1
authored
Nov 28, 2014
by
Grzegorz Daniluk
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
modify ad9516 settings to clean-up aux clock (10MHz) generated from FPGA
parent
7e2ee9b4
Hide whitespace changes
Inline
Side-by-side
Showing
3 changed files
with
9 additions
and
10 deletions
+9
-10
ad9516.c
dev/ad9516.c
+7
-8
ad9516_config.h
dev/ad9516_config.h
+1
-1
wrc.h
include/wrc.h
+1
-1
No files found.
dev/ad9516.c
View file @
c71b62e1
...
...
@@ -246,11 +246,10 @@ int ad9516_init(int scb_version)
if
(
scb_version
>=
34
)
{
//New SCB v3.4. 10MHz Output.
ad9516_set_output_divider
(
2
,
4
,
0
);
// OUT2. 187.5 MHz.
ad9516_set_output_divider
(
3
,
4
,
0
);
// OUT3. 187.5 MHz.
ad9516_set_output_divider
(
2
,
4
,
0
);
// OUT2. 187.5 MHz.
- not anymore
ad9516_set_output_divider
(
3
,
4
,
0
);
// OUT3. 187.5 MHz.
- not anymore
ad9516_set_output_divider
(
4
,
3
,
0
);
// OUT4. 250 MHz.
ad9516_set_output_divider
(
5
,
3
,
0
);
// OUT5. 250 MHz.
ad9516_set_output_divider
(
4
,
1
,
0
);
// OUT4. 500 MHz.
/*The following PLL outputs have been configured through the ad9516_base_config_34 register,
* so it doesn't need to replicate the configuration:
...
...
@@ -264,13 +263,13 @@ int ad9516_init(int scb_version)
}
else
{
//Old one
ad9516_set_output_divider
(
9
,
4
,
0
);
/* AUX/SWCore = 187.5 MHz */
ad9516_set_output_divider
(
7
,
12
,
0
);
/* REF = 62.5 MHz */
ad9516_set_output_divider
(
4
,
12
,
0
);
/* GTX = 62.5 MHz */
ad9516_set_output_divider
(
9
,
4
,
0
);
/* AUX/SWCore = 187.5 MHz */
//not needed anymore
ad9516_set_output_divider
(
7
,
8
,
0
);
/* REF = 62.5 MHz */
ad9516_set_output_divider
(
4
,
8
,
0
);
/* GTX = 62.5 MHz */
}
ad9516_sync_outputs
();
ad9516_set_vco_divider
(
2
);
ad9516_set_vco_divider
(
3
);
TRACE
(
"AD9516 locked.
\n
"
);
...
...
dev/ad9516_config.h
View file @
c71b62e1
...
...
@@ -125,7 +125,7 @@ const struct ad9516_reg ad9516_base_config_34[] = {
{
0x0196
,
0x10
},
{
0x0197
,
0x00
},
{
0x0198
,
0x00
},
{
0x0199
,
0x
55
},
{
0x0199
,
0x
33
},
{
0x019A
,
0x00
},
{
0x019B
,
0x11
},
{
0x019C
,
0x20
},
...
...
include/wrc.h
View file @
c71b62e1
...
...
@@ -53,7 +53,7 @@ void update_rx_queues(void);
/* refresh period for _gui_ and _stat_ commands */
extern
int
wrc_ui_refperiod
;
/* Init functions for the wrs build */
/* Init functions
and defaults
for the wrs build */
int
ad9516_init
(
int
scb_ver
);
void
rts_init
(
void
);
int
rtipc_init
(
void
);
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment