Skip to content
GitLab
Explore
Sign in
This is an archived project. Repository and other project resources are read-only.
hdl-core-lib
wishbone-gen
Repository
wishbone-gen
wbgen_fifos.lua
Find file
Blame
History
Permalink
added support for wrapping VHDL registers fields in a RECORD
· de40961e
twlostow
authored
May 30, 2011
git-svn-id:
http://svn.ohwr.org/wishbone-gen@24
4537843c-45c2-4d80-8546-c3283569414f
de40961e