Skip to content
GitLab
Explore
Sign in
This is an archived project. Repository and other project resources are read-only.
hdl-core-lib
wishbone-gen
Repository
wishbone-gen
target_wishbone.lua
Find file
Blame
History
Permalink
Add new option to drive unsused register bits to zero instead of X
· 6b6a3b7e
Dimitris Lampridis
authored
May 04, 2018
6b6a3b7e